

27C240 4M (256K x 16) CHMOS EPROM

- JEDEC Approved EPROM Pinout
 40-Pin DIP
- Versatile EPROM Features
 CMOS and TTL Compatibility
 - Two Line Control
- **■** High-Performance
 - 170 ns ± 10% V_{CC} — 50 mA I_{CC} Active

- **■** Fast Programming
 - Quick-Pulse Programming™
 - Algorithm
 - Programming Times as Fast as 30 Seconds

Intel's 27C240 is a 5V only, 4,194,304-bit Erasable Programmable Read Only Memory, organized as 262,144 words of 16 bits each. It provides for a simple upgrade from 1 and 2 Mbits.

The 27C240 represents state-of-the-art 1 micron CMOS manufacturing technology while providing unequaled performance. Its 170 ns speed (t_{ACC}) optimizes operation with high performance CPUs in applications ranging from numerical control to office automation to telecommunications.

The 27C240 is equally at home in both a TTL or CMOS environment. And like Intel's other high density EPROMs, the 27C240 programs quickly using Intel's industry leading Quick-Pulse Programming™ algorithm.

CHMOS is a patented process of Intel Corporation.




Figure 1. Block Diagram

October 1990 Order Number: 290229-004

290229-1

5-173

5



Pin Names

A ₀ -A ₁₇	ADDRESSES
CE	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
O ₀ -O ₁₅	OUTPUTS
PGM	PROGRAM
NC	NO INTERNAL CONNECT

2M	1 M
Vpp	V _{PP}
CE	CE
O ₁₅	O ₁₅
014	014
O ₁₃	O ₁₃
O ₁₂	O ₁₂
011	011
O ₁₀	O ₁₀
Og	O ₉
O ₈	08
GND-	GND
07	07
O ₆	06
O ₅	O ₅
O ₄	O ₄
О3	O ₃
O ₂	O ₂
O ₁	01
00	00
ŌĒ	ŌĒ

	27C240					
1		-				
V _{PP} □	1	40 □ ∨∞				
ᅊᆸ	2	39 🗆 A ₁₇				
015□	3	38 🗆 A ₁₆				
ᅄᄱ	4	37 A ₁₅				
013	5	36 🗆 A ₁₄				
012	6	35 🗖 A ₁₃				
0,10	7	34 A ₁₂				
010	8	33 🗖 A ₁₁				
ᇮㅁ	9	32 A ₁₀				
ᇮㅁ	10	31 🗖 🗛				
GND [11	30 GND				
ᇬᆸ	12	29 🗆 A ₈				
ᅆᄇ	13	28 A7				
ಂರ⊏	14	27 🗖 🔥				
∘₄⊏		26 A ₅				
ᇯᄇ	16	25 🗖 🗛				
02 🗆	17	24 🗖 A ₃				
0,□	18	23 🗖 A ₂				
00□	19	22 🗆 A1				
ᅋᆸ		21				
	<u> </u>	290229-2				

49.0	014
1 M	2M
Vcc	Vcc
PGM	PGM
NC	A ₁₆
A ₁₅	A ₁₅
A ₁₄	A ₁₄
A ₁₃	A ₁₃
A ₁₂	A ₁₂
A ₁₁	A ₁₁
A ₁₀	A ₁₀
A ₉	A ₉
GND	GND
	A ₈
A ₈	
A ₇	A ₇
A ₆	A ₆
A ₅	A ₅
A ₄	A ₄
A ₃	A ₃
A ₂	A ₂
A ₁	A ₁
A ₀	A ₀

Figure 2. DIP Pin Configuration

V_{CC} Supply Voltage

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature ... 0°C to 70°C(1)
Temperature Under Bias ... -10°C to 80°C
Storage Temperature ... -65°C to 125°C
Voltage on Any Pin
(except Ag, V_{CC} and V_{PP})
with Respect to GND ... -0.6V to 6.5V(2)
Voltage on Ag with
Respect to GND ... -0.6V to 13.0V(2)
V_{PP} Supply Voltage
with Respect to GND ... -0.6V to 14V(2)

with Respect to GND - 0.6V to 7.0V(2)

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

READ OPERATION DC CHARACTERISTICS $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Condition
ILI	Input Load Current	7		0.01	1.0	μΑ	$V_{IN} = 0V \text{ to } V_{CC}$
lLO	Output Leakage Current				±10	μΑ	V _{OUT} = 0V to V _{CC}
I _{SB}	V _{CC} Standby Current				1.0	mA	CE = VIH
					100	μΑ	$\overline{CE} = V_{CC} \pm 0.2V$
Icc	V _{CC} Operating Current	3			50	mA	CE = V _{IL} f = 5 MHz, l _{OUT} = 0 mA
Ірр	V _{PP} Operating Current	3			10	μΑ	$V_{PP} = V_{CC}$
los	Output Short Circuit Current	4, 6			100	mA	
V _{IL}	Input Low Voltage		-0.5		0.8	٧	
VIH	Input High Voltage		2.0		V _{CC} + 0.5	٧	
VOL	Output Low Voltage				0.45	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage		2.4			V	I _{OH} = -400 μA
V _{PP}	V _{PP} Operating Voltage	5	V _{CC} - 0.7		Vcc	٧	

NOTES:

- 1. Operating temperature is for commercial product defined by this specification.
- Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods
 10 ns. Maximum DC voltage on input/output pins is V_{CC} + 0.5V which, during transitions, may overshoot to V_{CC} + 2.0V for periods
- 3. Maximum active power usage is the sum IPP + ICC. Maximum current is with outputs O₀ to O₁₅ unloaded.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.
- 5. V_{PP} may be connected directly to V_{CC} , or may be one diode voltage drop below V_{CC} . V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
- 6. Sampled, not 100% tested.
- 7. Typical limits are at $V_{CC} = 5V$, $T_A = 25$ °C.



READ OPERATION AC CHARACTERISTICS(1) $V_{CC} = 5.0V \pm 10\%$

Versions ⁽⁴⁾		V _{CC} ± 10%	27C240-170V10		27C240-200V10		Units
Symbol	Parameter	Notes	Min	Max	Min	Max	Oints
tACC	Address to Output Delay			170		200	ns
t _{CE}	CE to Output Delay	2		170		200	ns
^t OE	OE to Output Delay	2		65.		70	ns
t _{DF}	OE High to Output High Z	3		55		60	ns
t он	Output Hold from Address CE or OE Change-Whicher is First		0		0		ns

NOTES

1. See AC Input/Output Reference Waveform for timing measurements.

2. OE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.

3. Sampled, not 100% tested.


4. Model number prefixes: No Prefix = Ceramic Dip.

5. Typical limits are for $T_A = 25^{\circ}C$ and nominal supply voltages.

CAPACITANCE(3) TA = 25°C, f = 1 MHz


Symbol	Parameter	Typ(5)	Max	Unit	Conditions	
CiN	Input Capacitance	4	8	pF	$V_{IN} = 0V$	
Cout	Output Capacitance	.8	12	pF	$V_{OUT} = 0V$	
C _{VPP}	V _{PP} Capacitance	18	25	pF	V _{PP} = 0V	


AC INPUT/OUTPUT REFERENCE WAVEFORM



AC test inputs are driven at V_{OH} (2.4 V_{TTL}) for a logic "1" and V_{OL} (0.45 V_{TTL}) for a logic "0". Input timing begins at V_{IH} (2.0 V_{TTL}) and V_{IL} (0.8 V_{TTL}). Output timing ends at V_{IH} and V_{IL} Input rise and fall times (10% to 90%) \leq 10 ns.

AC TESTING LOAD CIRCUIT





DEVICE OPERATION

The Mode Selection table lists 27C240 operating modes. Read Mode requires a single 5V power supply. All inputs, except V_{CC} and V_{PP}, and A₉ during inteligent Identifier™ Mode, are TTL or CMOS.

Table 1. Mode Selection

	Mode	Notes	CE	ŌĒ	A9	A ₀	V _{PP}	Vcc	Outputs
Read		1	VIL	VIL	X	X	Vcc	Vcc	D _{OUT}
Output Disa	ible		V _{IL}	V _{IH}	Х	×	Vcc	Vcc	High Z
Standby			VIH	х	х	×	Vcc	V _{CC}	High Z
Program		2	VIL	V _{IH}	×	×	V _{PP}	V _{CP}	D _{IN}
Program Ve	erify		V _{IH}	VIL	×	×	V _{PP}	V _{CP}	D _{OUT}
Program in	hibit		V _{IH}	VIH	×	×	V _{PP}	V _{CP}	High Z
int _e ligent	Manufacturer	2, 3	VIL	VIL	V _{ID}	VIĻ	Vcc	Vcc	0089 H
Identifier	Device	l	V _{IL}	V _{IL}	V _{ID}	V _{IH}	Vcc	Vcc	44EEH

NOTES:

- 1. X can be V_{IL} or V_{IH} 2. See DC Programming Characteristics for V_{CP} , V_{PP} and V_{ID} voltages.
- 3. $A_1 A_8$, $A_{10} A_{17} = V_{IL}$



Read Mode

The 27C240 has two control functions; both must be enabled to obtain data at the outputs. \overline{CE} is the power control and device select. \overline{OE} controls the output buffers to gate data to the outputs. With addresses stable, the address access time (t_{ACC}) equals the delay from \overline{CE} to output (t_{CE}). Outputs display valid data t_{OE} after \overline{OE} 's falling edge, assuming t_{ACC} and t_{CE} times are met.

V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

Two Line Output Control

EPROMs are often used in larger memory arrays. Intel provides two control inputs to accommodate multiple memory connections. Two-line control provides for:

- a) lowest possible memory power dissipation
- b) complete assurance that data bus contention will not occur

To efficiently use these two control inputs, an address decoder should enable \overline{CE} , while \overline{OE} should be connected to all memory devices and the system's \overline{READ} control line. This assures that only selected memory devices have active outputs while deselected memory devices are in Standby Mode.

Standby Mode

Standby Mode substantially reduces V_{CC} current. When $\overline{CE}=V_{IH}$, the outputs are in a high impedance state, independent of \overline{OE} .

Program Mode

Caution: Exceeding 14V on V_{PP} will permanently damage the device.

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" are programmed, the data word can contain both "1s" and "0s". Ultraviolet light erasure is the only way to change "0s" to "1s".

Program Mode is entered when V_{PP} is raised to 12.75V. Data is introduced by applying a 16-bit word to the output pins. Pulsing \overline{CE} low while $\overline{OE} = V_{IH}$ programs that data into the device.

Program Verify

A verify should be performed following a program operation to determine that bits have been correctly

programmed. With V_{CC} at 6.25V, a substantial program margin is ensured. The verify is performed with \overline{CE} at V_{IH} . Valid data is available t_{OE} after \overline{OE} falls low

Program Inhibit

Program Inhibit Mode allows parallel programming of multiple EPROMs with different data. CE-high inhibits programming of non-targeted devices. Except for CE and OE, parallel EPROMs may have common inputs.

inteligent IdentifierTM Mode

The inteligent Identifier Mode will determine an EPROM's manufacturer and device type, allowing programming equipment to automatically match a device with it's proper programming algorithm.

This mode is activated when a programmer forces 12V ± 0.5 V on A_9 . With \overline{CE} , \overline{OE} , A_1-A_8 , and $A_{10}-A_{17}$ at V_{IL} , $A_0=V_{IL}$ will present the manufacturer code and $A_0=V_{IH}$ the device code. This mode functions in the 25°C $\pm 5^\circ$ C ambient temperature range reguired during programming.

SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in 3 supply current issues: standby current levels (ISB), active current levels (ICC), and transient current peaks produced by falling and rising edges of CE. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V_{CC} and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every 8 devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between VCC and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

ERASURE CHARACTERISTICS

Erasure begins when EPROMs are exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain fluorescent lamps have wavelengths in the 3000Å-4000Å range. Data shows that constant exposure to room level fluorescent lighting can erase an EPROM in approximately 3 years, while it takes




Figure 3. Quick-Pulse Programming Algorithm

approximately 1 week when exposed to direct sunlight. If the device is exposed to these lighting conditions for extended periods, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to ultraviolet light of wavelength 2537Å. The integrated dose (UV intensity \times exposure time) for erasure should be a minimum of 15 Wsec/cm². Erasure time is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 $\mu\text{W/cm}^2$ power rating. The EPROM should be placed within 1 inch of the lamp tubes. An EPROM can be permanently damaged if the integrated dose exceeds 7258 Wsec/cm² (1 week @ 12000 $\mu\text{W/cm}^2$).

Quick-Pulse Programming Algorithm

The Quick-Pulse Programming algorithm programs Intel's 27C240. Developed to substantially reduce programming throughput, this algorithm can program the 27C240 as fast as 30 seconds. Actual programming time depends on programmer overhead.

The Quick-Pulse Programming algorithm employs a $100~\mu s$ pulse followed by a word verification to determine when the addressed word has been successfully programmed. The algorithm terminates if 25 attempts fail to program a word.

The entire program pulse/word verify sequence is performed with $V_{PP}=12.75V$ and $V_{CC}=6.25V$. When programming is complete, all words are compared to the original data with $V_{CC}=V_{PP}=5.0V$.



DC PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$

Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
ILI	Input Load Current				1	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
I _{CP}	V _{CC} Program Current	1			50	mA	CE = VIL
Ірр	V _{PP} Program Current	1			50	mA	CE = VIL
V _I L	Input Low Voltage		-0.1		0.8	٧	
V _{IH}	Input High Voltage		2.4		6.5	٧	
V _{OL}	Output Low Voltage (Verify)				0.45	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage (Verify)		3.5			٧	$I_{OH} = -2.5 \text{ mA}$
V _{ID}	A ₉ inteligent Identifier Voltage		11.5	12.0	12.5	٧	•
V _{PP}	V _{PP} Program Voltage	2, 3	12.5	12.75	13.0	٧	
V _{CC}	V _{CC} Supply Voltage (Program)	2	6.0	6.25	6.5	٧	

AC PROGRAMMING CHARACTERISTICS(4) TA = 25°C ±5°C

Symbol	Parameter	Notes	Min	Тур	Max	Unit
t _{VCS}	V _{CP} Setup Time	2	2			μs
t _{VPS}	V _{PP} Setup Time	2	2			μs
t _{AS}	Address Setup Time		2			μs
t _{DS}	Data Setup Time		2			μs
tpw	CE Program Pulse Width		95	100	105	μs
t _{DH}	Data Hold Time		2			μs
toes	OE Setup Time		2			μs
toE	Data Valid from OE	5			150	ns
t _{DFP}	OE High to Output High Z	5, 6	0		130	ns
t _{AH}	Address Hold Time		0			μs

NOTES:


Maximum current is with outputs O₀-O₁₅ unloaded.
 V_{CP} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

3. When programming, a 0.1 μ F capacitor is required across V_{PP} and GND to suppress spurious voltage transients which can damage the device.

4. See AC Input/Output Reference Waveform for timing measurements.

5. toe and toep are device characteristics, but must be accommodated by the programmer. 6. Sampled, not 100% tested.

PROGRAMMING WAVEFORMS



REVISION HISTORY

Number	Description							
04	Deleted -150 speed bin							